Profile
Vimal M. Kapadia is a member of the Intellectual Property & Technology Practice of the firm's New York office. Vimal focuses his practice on complex patent litigation and prosecution involving a broad range of technologies, including electrical arts pertaining to mechanical systems, computer architecture, medical devices, Internet applications, mobile operating systems, wireless communications and user interfaces. He has represented clients in various litigations in federal court, as well as before the Patent Trial and Appeal Board and the International Trade Commission. He also advises clients on all aspects of patentability and provides patent counseling regarding invalidity, non-infringement and freedom to operate assessments.
Prior to practicing law, Vimal was a computer chip designer and software engineer at a large, multinational technology company for over 10 years. Vimal is fluent reading and writing source code and is an inventor on six U.S. patents in the fields of cross-model verification and computer chip design.
Concentrations
- Patent litigation
- General IP counseling, licensing, due diligence, and opinions
- Post-issuance patent proceedings, including inter partes review, post-grant review, covered business method patents and ex parte reexaminations
The attorney is providing legal services through and affiliated with Greenberg Traurig, LLP, a New York Limited Liability Partnership. Prior results do not guarantee a similar outcome.
Capabilities
Experience
- Advisory Engineer, International Business Machines (IBM), zSeries/S390, 2001-2013
- Software Engineer, Microsoft Corp., Terminal Server, Summer 2000
- Patent, Method, computer program product, and hardware product for eliminating or reducing operand line crossing penalty, U.S. Patent No. 9,201,655, December 1, 2015
- Patent, Processor error checking for instruction data, U.S. Patent No. 8,201,067, June 12, 2012
- Patent, Processor and method for synchronous load multiple fetching sequence and pipeline stage result tracking to facilitate early address generation interlock bypass, U.S. Patent No. 7,987,343, July 26, 2011
- Patent, Recycling long multi-operand instructions, U.S. Patent No. 7,962,726, June 14, 2011
- Patent, Method, system and computer program product for failure analysis implementing automated comparison of multiple reference models, U.S. Patent No. 7,908,518, March 15, 2011
- Patent, Method and system for implementing store buffer allocation, U.S. Patent No. 7,870,314, January 11, 2011
Recognition & Leadership
- Listed, The Best Lawyers in America, "Ones to Watch," Patent Law, 2024-2025
- Listed, IAM magazine, "IAM Patent 1000," Litigation, 2024
- Ranked 17th, Patexia, "Top 100 Best Performing Patent Litigators Representing Defendants," 2022
- Listed, The Legal 500 United States, Intellectual Property > Patents: Litigation (Full Coverage), "Other Key Lawyer," 2022
- Listed, Managing IP Magazine's World IP Handbook and Survey, "Rising Star - United States," 2020-2022
A description of the selection methodology for the above awards can be found here. No aspect of this advertisement has been approved by the Supreme Court of New Jersey.
Credentials
- J.D., Fordham University School of Law, 2012
- B.S., Electrical and Computer Engineering, with honors, Rutgers College, 2001
- New York
- New Jersey
- U.S. Patent and Trademark Office